The smart Trick of atomic That Nobody is Discussing
The memory controller is barely in charge of ensuring that that memory & cache on different processors stays consistent - in the event you create to memory on CPU1, CPU2 will not be capable of browse another thing from its cache. It's actually not its responsibility to make certain that they're both of those trying to control exactly the same knowl